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AB STRACT. The role of inferencing with uncertainty is becoming more 
important in rule-based expert systems (ES) , since knowledge given by a 
human expert is often uncertain or imprecise. We have succeeded in 
designing a VLSI chip which can perform an entire inference process based 
on fuzzy logic. The design of the VLSI fuzzy inference engine emphasizes 
simplicity, extensibility, and efficiency (operational speed and layout 
area) . It is fabricated in 2.5 �m CMOS technology. The inference engine 
consists of three major components; a rule set memory, an inference 
processor, and a controller. In this implementation, a rule set memory 
is realized by a read only memory (ROM). The controller consists of two 
counters. In the inference processor, one data path is laid out for each 
rule. The number of the inference rule can be increased adding more data 
paths to the inference processor. All rules are executed in parallel, 
but each rule is processed serially. The logical structure of fuzzy 
inference proposed in the current paper maps nicely onto the VLSI 
structure. 
A two-phase nonoverlapping clocking scheme is used. Timing tests indi­
cate that the inference engine can operate at approximately 20.8 MHz. 
This translates to an execution speed of approximately 80,000 Fuzzy 
Logical Inferences Per Second (FLIPS), and indicates that the inference 
engine is suitable for a demanding real-time application. The potential 
applications include decision-making in the area of command and control 
for intelligent robot systems, process control, missile and aircraft 
guidance, and other high performance machines. 
KEYWORDS: fuzzy logic, expert system, semiconductor (VLSI) 
1. Introduction. 
One of the first expert system (ES) developments was fuzzy logic or a 
rule-based control system developed in 1974 by Mamdani and Assilian 
[1]. The system accepted human knowledge of control strategies expressed 
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verbally, or by linguistic values, and encoded it directly as computer 
programs. The controlled system was a small steam engine. The verbal 
rules were of the form shown as follows: 
IF the pressure error is positive and big, and the change in 
pressure error is not negative medium or big 
THEN make the heat change negative and big. 
The distinguishing feature of fuzzy logic control is that it models the 
expert human operator instead of the process. In many practical cases, 
no model of the process exists because the process is too complex and 
ill-understood to be modelled mathematically. For such processes, a 
skilled human controller may be able to operate the plant successfully. 
The operators are often capable of expressing their operating practice in 
the form of rules, which may be programmed into a rule-based controller. 
Fuzzy control systems and expert systems have one thing in common: both 
want to model human experience, human decision-making behavior. Fuzzy 
logic has been successfully incorporated in several fuzzy control systems 
and expert systems [3-5]. Fuzzy inference is also proposed in real-time 
decision-making in the area of command and control [6] to select the most 
suitable guidance and algorithm for intercepting missiles. Selection is 
done by considering a constantly changing environment; that is, the 
relative angular positions, accelerations, and distances of an evader and 
a missile. These examples show the need for an efficient inference 
engine to handle large rule sets and for real-time use. 
We have designed, fabricated and tested a VLSI chip which can perform 
fuzzy inference (or approximate reasoning) in real-time. The chip is 
designed to be extensible to handle a large number of rules without 
slowing process speed. 
2. Execution of Approximate Reasoning. 
2.1 Fuzzy Variables. 
In a fuzzy control system, a fuzzy implication concerned with a control 
input to a process is called a fuzzy control rule, as shown in the 
previous section. This rule is more concisely written as 
IF E=PB and CE=7{NM or NB) THEN CO=NB 
where E is the error, CE is the change of error, and CO is the controller 
output, i.e., the control input to the process. The variables PB = 
pas it i ve and big, NM = negative and medi urn and so on are ca 11 ed fuzzy 
variables. Fuzzy variables are usually chosen as shown in· Figure 2. 
In Figure 1, a fuzzy variable A is represented by a fuzzy subset, i.e., a 
set of ordered pairs of an element, ui• of A and its grade of membership: 
( 1) 
where U is a universe of discourse. 
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Figure 1. Typical fuzzy variables. 
2.2 Approximate Reasoning. 
In the traditional logic the main tools of reasoning are tautologi.es such 
as the modus ponens, i.e.: 
Premise 
Implication 
Conclusion 
A is true 
If A then C 
C is true 
A and C are statements or propositions (crisply defined) and the C in the 
conditional statement is identical to the C of the conclusion. Two quite 
obvious generalizations of the modus ponens are: 
1 .  To allow statements which are characterized by fuzzy subsets. 
2. To relax (slightly) the identity of the 11C' s11 in the implica­
tion and the conclusion. 
This version of the modus ponens is called 11generalized modus ponens,11 or 
an 11approximate extension .. of modus ponens [7]. 
Let A, A', C, C' be fuzzy statements this time. Then the generalized 
modus ponens reads: 
Premise 
Implication 
Conclusion 
For instance, 
Premise 
Implication 
Conclusion 
x is A' 
If x is A then z is C 
This tomato is very red 
If a tomato is red then the tomato is ripe 
This tomato is very ripe 
In 1973, Zadeh suggested the compositional rule of inference for 
approximate reasoning. 
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Suppose we have the two implications or rules with two fuzzy variables in 
IF part and one in THEN part: 
Rule l: If X is Al, y is Bl then z is c2 
Rul e 2: If X is A2, y is B 2 then z is c2 
Then given observation A' and B I 
' 
the weights, 
premises are calculated by: 
i . e. , w1 and W2 , of the 
w here 
wl = 
. ( A m1n a1, 
B al) 
. ( A B ) w 2 = m1 n a2 , a2 
A a1. = max(A'nA.) 
X 1 
a� = max(B 'nB.) 1 y 1 
The first rule is winC1; the second is Wt'C2. Then overall resulting conclusion c• is obtained by 
The reasoning process is illustrated in Figure 2. 
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Figure 2. Approximate reasoning. 
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3. VLS I Design for Approximate Reasoning. 
The VLSI inf erence engine consists of three major part s: a rule set 
memory, an inference processing unit , and a controller. The inference 
mechanism described in the previous section executes all the rules in 
parallel. Because of the very high rate of communication bet ween the 
rule set storage unit and the inference processing unit, we decided to 
store the rules on a chip. Otherwise, the restriction of the pin count 
prevents the effective use of the parallelism. 
3.1 Storage and Format of Rule Set . 
The rule set can be st ored using either a random access memory (RAM) or a 
read only memory (ROM) . The advant age of using RAM is its flexibilit y. 
Depending on the application, the rule set can be loaded from of f-chip. 
On t he other hand, ROM t akes much less area for t he same amount of data 
and operates faster. The control unit of the inference engine can be 
very simple, since we do not need to load a rule set from off-chip. 
We considered the size of the fuzzy variables subset and the grade of 
fuzziness for a practical use. In most cases, a fuzzy variable has three 
to sixteen element s; the grade of fuzziness, three to twelve (e.g., 
[4,8]). For t his implementat ion, we can limit the universe of discourse 
of a fuzzy subset to be a finite set with 32 or 64 elements (i.e., 5 or 6 
bits) . The membership function is discretized in 16 levels (i.e., 4 
bits) . That is, 0 represents no membership, 15 represents a full 
membership and other numbers represent points in t he unit int erval [0, 1], 
Therefore, a fuzzy subset can be digit ized with 128 or 256 bits. The 
format of the rule represent ation is as follows: 
Rule 1: A; + C; 
where 
Xl x2 X3 X· J X32 
A;: 0010 0100 1111 J.JA.(xj) 0000 
Z1 z2 Z3 z. J Z32 
C;: 0000 0001 0011 J.Js.(zj) 1100 
Here, each 4 bits represents degree of membership for each element of the 
universe. For example, u1 has a degree of membership 2/15 and u3 has a full degree of membership in a subset A·. Each 4 bits integer is stored 
most significant bit first. All t he rul es are accessed in parallel. An 
individual rule is, however, accessed in the serial manner. Two memory 
modules are used for st oring the antecedent A•s and s•s, and the conclu­
sion c•s of the rule set, respectively. 
293 
3.2 Inference Processing Unit. 
The inference processing unit consists of two basic logical circuits for 
minimum and maximum operations. These circuits are used to implement 
fuzzy intersection and fuzzy union operations. The circuit for minimum 
operation takes two integers and produces the smaller number; the circuit 
for maximum operation produces the larger number. These logical circuits 
process integers serially. 
The basic data path of the inference engine for processing a single rule 
is shown in Figure 3. This directly corresponds to a single data path of 
the inference engine described in Figure 2. The shift register is used 
for keeping the maximum after the fuzzy intersection operation in the 
first level. This is necessary since within an individual rule opera­
tions are performed serially. The register records the value of the max­
imum point, a value �i' when the first level has finished its operation. 
The last operation of the second level requires taking the maximum 
membership function over all the data paths (i.e., all the rules) . This 
operation is accomplished by connecting the maximum units in the binary 
tree structure. 
Bi 
B' 
IF-PART THEN-PART 
Figure 3. Single data path of inference processor. 
3.3 Controller. 
Because of the simplicity of the architecture, the controller of the 
inference engine is straightforward. It consists of two counters for 
accessing two memory modules serially. The controller generates a reset 
signal for the minimum and maximum elements for every 4 cycles. The con­
troller starts to access the conclusion parts of the rules as soon as the 
processing of the antecedent parts are finished. It also notifies a user 
the beginning of the valid output. 
4. AT&T Chip. 
The first implementation of this technology was demonstrated at AT&T Bell 
Laboratories [9]. It stores 16 rules of the form: if A then C. Fuzzy 
variables, i.e., A's and C's, have 31 elements with 16 levels of member­
ship. The premise A' and the conclusion c• are also presented by the 
same format; they are loaded and produced serially. 
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A nonoverlapping two-phase clocking scheme, supplied from off-chip, is 
used. The operation is initiated by a reset signal that must last one 
clock cycle and resets the entire circuit. Input of an observation 
should be started two clock cycles after the reset signal; that is, on 
the third clock cycle. The inference engine begins to produce the result 
on the 133rd cycle after the reset signal. The beginning of the valid 
output is signaled by the controller. The active size area is 2.99 x 
3.48 mm. A 68-pin package is used. A microphotograph of the fabricated 
chip is shown in Figure 4. 
Figure 4. Microphotograph of fuzzy inference chip at AT&T Bell 
Laboratories. 
Timing tests on fabricated chips indicated a 20.8 MHz (48 ns cycle time) 
operating rate. With the current data format of 124 bits per rule, a 
single inference process takes 256 clock cycles. Thus, the engine can 
perform approximately 80,000 Fuzzy Logical Inference Per Second (FLIPS), 
which is more than 1,000 times faster than the simulation conducted on 
the VAX-11/785. The chip has a drastic speed advantage over the conven­
tional approach. 
5. Extensibility of the Design. 
The advantage of the architecture is its simplicity and extensibility. 
The format of the fuzzy variables representation can be expanded with 
minor changes in the layout. For example, the number of elements to 
represent a fuzzy variable can be either increased or decreased by minor 
modification of the controller. The resolution of membership function 
can be modified by both changing the length of the shift register and 
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modifying the controller. The number of rules can be increased by laying 
out more data paths and modifying the binary tree 1 ayout accordingly. 
6. Conclusion. 
VLSI technology opens a new dimension of AI research. A chip for approx­
imate reasoning is designed using CMOS technology and fabricated. The 
total response time of the chip is independent to the size of rules. It 
can be used in many real-time applications such as command and control, 
machine vision, system diagnosis, and factory au.tomation. 
It is feasible in the near future to build a chip which can perform over 
1 Mega fuzzy inference per second (FLIPS) . This is the first step to­
wards a fuzzy computer, which could be a Mega FLIPS Machine. 
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